Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Openings on Physical Designer Fresher

Status
Not open for further replies.
R

raghuvlsi

Member level 1
Joined
Aug 15, 2007
Messages
35
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,527
Hai iam trying for job on vlsi as a physical design engineer(Fresher).
i have completed my course on cadance tools
1.Encounter 6.2 version
2.STA(synopsys)
i have intresting on place&route and timing.
i have done the projects like USB Wrapper(130nm),PCI Full Chip(180nm).
can any one give guidence regarding how to try for job with this qualification.
MY QUALIFICATION:
1)BE(ECE)2005
2)PHYSICAL DESIGNER AS A TRAINEE
3)ADVANCED PG DIPLOMA IN VLSI.
if u have any references please help me.
MY ID:raghuvenegalla@gmail.com
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top