Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Opamp input current noise simulation in cadence

Status
Not open for further replies.

ykxlenny

Newbie level 1
Joined
Oct 1, 2014
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
8
Dear all,
I am using cadence to simulate an opamp's input referred current noise. However, i have no idea how to build the test circuit for it; since I cannot use a current source as a input noise source in the noise analysis. If i do, the bias condition will be disturbed. can anyone help me?

Thanks a lot!
 

I suppose you want to simulate this in a true application, meaning the inputs are controlled by a generator with known output impedance? In this case connect the inputs with noiseless resistors to the required bias voltage. Or subtract the resistors noise, if you can't find noiseless resistors in your libs.
 

Dear all,
I am using cadence to simulate an opamp's input referred current noise. However, i have no idea how to build the test circuit for it; since I cannot use a current source as a input noise source in the noise analysis. If i do, the bias condition will be disturbed. can anyone help me?
You can use a current source. You place the current noise source in parallel with the input with the other end of the noise source to circuit common.
That will properly simulate the resulting input voltage noise due to the circuit input impedance.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top