only @ with always in verilog

Status
Not open for further replies.

yann_sun

Member level 1
Joined
Jul 17, 2006
Messages
38
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,529
hi,
What is the difference bewteen two commands, always @(sigs) and @(sigs)?
 

always @(sigs) - infinite cycle
@(sigs) - one time waiting
 
Thanks poluekt and siddharthakala,
Could you please show an example of the usage of @(sigs)?
That will be great.
 

The following is for behavioral modeling:

----------
always @(posedge clk)
a<= b;
@(negedge clk)
a<= c;
-----------

such coding is common in simulation / behavioral models and is not synthesizable.
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…