Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

One question for edge merge for DFT

Status
Not open for further replies.

liwei039

Newbie level 6
Joined
May 9, 2007
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,355
when scan chain inserting, set edge merge enable.
Why the tool groups all trailing edge clock scan cells first and then groups all the positive edge clock scan cells?
what is the exactly reason?

Thanks.
 

maulin sheth

Advanced Member level 1
Joined
Oct 24, 2010
Messages
494
Helped
90
Reputation
179
Reaction score
88
Trophy points
1,318
Location
Ahmedabad,INDIA
Activity points
4,100
To prevent the hold violation...To know how, just do waveform on paper for understanding all consequences.
 

assud

Junior Member level 1
Joined
Mar 7, 2011
Messages
19
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Hyderabad
Activity points
1,425
For a scan chain to work properly, flops which receive the clock later should be placed first in the chain or else a lock-up lach should be inserted to avoid hold violation. For a 0-1-0 transition, NEGEDGE flop (TE) followed by POSEDGE flop (LE)case, does not need a lock-up latch since NEG flop receives the clock later and POS flop gets earlier. Hope this helps.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top