Non AMP

non blocking assignment on the same clock...

Thread starter secondlife
Start date Sep 2, 2009

Status: Not open for further replies.

Sep 2, 2009

#1

S

secondlife

Junior Member level 3

can there be any scenario, where assignment and evaluation happens on the same clock edge in nonblocking assignment?

Status: Not open for further replies.

Similar threads

C
SETUP and HOLD Violations on same path in same corner
- Started by chevuturi
- Jan 18, 2024
- Replies: 8
ASIC Design Methodologies and Tools (Digital)
C
Crosstalk on common clock path
- Started by chevuturi
- Jan 13, 2024
- Replies: 3
ASIC Design Methodologies and Tools (Digital)
A
clock skew degradation
- Started by aditya1579
- Feb 25, 2024
- Replies: 7
ASIC Design Methodologies and Tools (Digital)
E
assignment comparison in verilog
- Started by eda_student
- Jul 5, 2023
- Replies: 2
ASIC Design Methodologies and Tools (Digital)
J
question on power analysis, after synthesize the verilog RTL model
- Started by jj00510
- Apr 18, 2024
- Replies: 3
ASIC Design Methodologies and Tools (Digital)