Mar 2, 2012 #1 T titanic Newbie level 6 Joined Jun 23, 2010 Messages 12 Helped 0 Reputation 0 Reaction score 0 Trophy points 1,281 Activity points 1,364 Hi, For cadence analog design envirenment i built 32x32 memory array. I want to nodeset the sram latch. If i use simulation -> convergence aids -> nodeset , i am gonna have to nodeset every instance of the 6T memory cell. How can i nodeset subcircuit so that , every instance obeys that nodeset arrangement ..? (i.e. making nodeset as a property of 6T sram subcircuit for simulation by default) thanx in advance
Hi, For cadence analog design envirenment i built 32x32 memory array. I want to nodeset the sram latch. If i use simulation -> convergence aids -> nodeset , i am gonna have to nodeset every instance of the 6T memory cell. How can i nodeset subcircuit so that , every instance obeys that nodeset arrangement ..? (i.e. making nodeset as a property of 6T sram subcircuit for simulation by default) thanx in advance
Mar 2, 2012 #2 erikl Super Moderator Staff member Joined Sep 9, 2008 Messages 8,108 Helped 2,695 Reputation 5,370 Reaction score 2,305 Trophy points 1,393 Location Germany Activity points 44,123 Should be possible with a hierarchical netlist.
Mar 2, 2012 #3 T titanic Newbie level 6 Joined Jun 23, 2010 Messages 12 Helped 0 Reputation 0 Reaction score 0 Trophy points 1,281 Activity points 1,364 It would be easy with hspice or spectre in text mode. But I could not figure out with analog environment and virtuoso ...
It would be easy with hspice or spectre in text mode. But I could not figure out with analog environment and virtuoso ...
Mar 2, 2012 #4 erikl Super Moderator Staff member Joined Sep 9, 2008 Messages 8,108 Helped 2,695 Reputation 5,370 Reaction score 2,305 Trophy points 1,393 Location Germany Activity points 44,123 AFAIR hierarchical netlisting is also possible within Virtuoso's ADE. Usually, netlisting uses the foll. default rep- & stopList: Code: repList "spectre cmos_sch cmos.sch schematic veriloga ahdl" stopList "spectre veriloga" So if your memory cell has a spectre view, the stopList makes sure to netlist the cell hierarchically, i.e. won't go deeper into the schematic. Hope this works!
AFAIR hierarchical netlisting is also possible within Virtuoso's ADE. Usually, netlisting uses the foll. default rep- & stopList: Code: repList "spectre cmos_sch cmos.sch schematic veriloga ahdl" stopList "spectre veriloga" So if your memory cell has a spectre view, the stopList makes sure to netlist the cell hierarchically, i.e. won't go deeper into the schematic. Hope this works!