No matching overload in VHDL

[bsbs]

Im getting :32:14:32:24|No matching overload for "<" error for the following code

---

Code VHDL - [expand]
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
Process (clk, RST)  
BEGIN
     IF RST = '0' THEN
        
        acc <= (Others => '0') ;
     ELSIF (Clk = '1' and Clk'event)  THEN
        If acc = max THEN  
           
           acc <= (others => '0') ;
        ELSE
          acc <= acc + '1' ;
          output <= acc < input;
        END IF ;
     END IF ; 
END PROCESS ;

---

Im using std_logic_signed .

 

[TrickyDicky]

Re: No matching overload error

acc < input
returns a boolean, not a std_logic. Unless output is declared as a boolean, you have to write it like this:

if acc < input then
  output <= '1';
else
  output <= '0';
end if;

or if you have a VHDL 2008 compliant compiler (very unlikely) you can write:

output <= '1' when (acc < input) else '0';

 

[barry]

That line: "output<=acc<input" doesn't look right. What is the type of output, input? Are you trying to set output to 1 if acc is less than input? If so, try using an if statement.

        If acc< input then
           output<='1';
        else
          output<='0';
        end if;

 

[bsbs]

Re: No matching overload error

thank you. Can you tell me exactly what are the merits of VHDL over verilog (not text book answers) application wise

 

[barry]

The major merit in using VHDL is that I don't know verilog.

 

[TrickyDicky]

Re: No matching overload error

They are both different. Some love VHDL, some love verilog. But they both do the same things. You need to chose which one you prefer.