[SOLVED] NIOS II on Altera Stratix V : Error while creating bsp

Thread starter electrobuz
Start date May 27, 2015

Status: Not open for further replies.

May 27, 2015

electrobuz

Member level 2

I have made a design using the Nios II core in qsys. After compiling successfully, I proceed to Nios2EDS to create a new Nios II application and BSP from template. After selecting my .spocinfo file and clicking on finish, I get the following error :

Failed to execute: ./create-this-bsp --cpu-name cpu --no-make

Does this mean my hardware design is incorrect? How can I solve this?

Thanks.

- - - Updated - - -

Solved.

The Nios2 EDS cannot simulate a design with MMU. This can be found in the logs.
SEVERE: HAL-based operating systems do not support a CPU with an MMU.

Status: Not open for further replies.

Similar threads

H
Altera DE2-115 SDRAM byte enables
- Started by hexaeder
- Mar 18, 2024
- Replies: 4
PLD, SPLD, GAL, CPLD, FPGA Design
N
Launch Simulation Error in Vivado
- Started by Natasha_
- Nov 23, 2023
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
E
The reason of Verilog signed math calculation error
- Started by EDA_hg81
- Sep 17, 2023
- Replies: 4
PLD, SPLD, GAL, CPLD, FPGA Design
S
Image fusion how to implementing on FPGA
- Started by Sanila P
- May 14, 2024
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
Issues with git cloning repo with "RISC-V RV32IMC Toolchain"
- Started by FlyingDutch
- Oct 28, 2023
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design

[SOLVED] NIOS II on Altera Stratix V : Error while creating bsp

electrobuz

Member level 2

Similar threads

Privacy & Transparency

Privacy & Transparency