Nested Class concept in systemverilog...

Status
Not open for further replies.
S

shahsanket24

Junior Member level 3
Joined
Nov 24, 2011
Messages
27
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,434
can any one show me the small code which really works with nested class concept....?
 

Nested classes comes from C++, it simply a way to hide the definition of a class from the outside, if that class is only to be used by the class that contains it.

You really don't need to use it in SystemVerilog because it has the concept of packages, which is more general than just for classes.
 

Thanks dave_59
ya you are right.. but in Testbench.in they have shown the concept but i want the small code for the same to understand how it really works in systemverilog.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…