Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Negative leakage power of an SRAM in HSPICE

Status
Not open for further replies.

electronics20

Full Member level 1
Full Member level 1
Joined
Apr 27, 2011
Messages
99
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Visit site
Activity points
1,888
Hi,
I have simulated a 6T conventional SRAM by hspice. Its value of leakage power is achieved negative one about -75nWatt. What's the problem?
By the way, another issue adumbrating my results is peculiar current spike of pulse sources associated with BL and BLB as shown in attached Fig.
Many thanks in advance

SRAM.JPG
 

Hi,

Please share how you are doing the analysis; if it's through spice, it's suggested to check the stimuli, such a behavior is usually observed due to bad stimuli.

Thanks.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top