From my little ignorance..You can't say negative holdtime is a insuffecient parameter but it still have good use like allowing to change the state for a further instance even after a clock edge..like so..but the fact the verilog compilers in especially big guns still have a confusing picture about the convergence of edges..
The link below is the best thing I can offer to see what it actually holds the story.