Negative and positive delays in a delay locked loop? (DLL)

Status
Not open for further replies.

amsdesign

Member level 3
Joined
Aug 26, 2015
Messages
67
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
550
A DLL corrects the output (lead and lag) so that the output is in phase with the frequency.

I understand how a positive delay can be created to correct for a lag in the DLL. A simple buffer can create a positive delay.
But the minimum delay possible is 0 when there is no delay element.

How does a DLL correct for a phase lead? I.e how does it create a negative delay in the path of the clock signal to reduce its phase shift?
 

Consider a base delay of one or more cycles +/- a variable fraction.
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…