Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Need verilog code for NoC framework for MESH topology

Thread starter nvanjali
Start date Apr 25, 2014

Status: Not open for further replies.

Apr 25, 2014

#1

N

nvanjali

Newbie level 3

Newbie level 3

Can anyone pls provide me with the verilog/VHDL code for NoC framework for a MESH topology

Apr 25, 2014

#2

imbichie

Full Member level 6

Full Member level 6

this may help you
https://opencores.org/websvn,listin...mplementation-of-low-latency-noc-based-mpsoc_

Status: Not open for further replies.

Similar threads

E
Which simulator should I use for verilog?
- Started by electronicslab
- Oct 26, 2024
- Replies: 9
PLD, SPLD, GAL, CPLD, FPGA Design
C
need help with verilog coding a morse code to ascii decoder
- Started by combat5
- May 28, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
B
[SOLVED] Writing a verilog code to generate a single pulse?
- Started by BALU@FPGA
- Jul 23, 2024
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
K
explanation of how to translate C code into verilog
- Started by keikaku
- Mar 5, 2024
- Replies: 10
PLD, SPLD, GAL, CPLD, FPGA Design
I
1st order sigma delta output is wrong verilog Cadence
- Started by InvokeMeWell
- Nov 10, 2024
- Replies: 4
PLD, SPLD, GAL, CPLD, FPGA Design

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.

Accept Learn more…

Top