Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Need test suit for verification of Floating Point arithmetic unit

Status
Not open for further replies.
S

seeker_123

Member level 2
Member level 2
Joined
Apr 8, 2013
Messages
53
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Location
Bangalore
Visit site
Activity points
1,731
Hi ...
I am working on FPGA implementation of floating point unit. I have done adder,subtractor,multiplication,division,square root, compare units.
Now I want to do detail verification of it. I have implemented Binary Double Precision FPA unit.
IBM has provided the test suit but it is for binary single precision.

Can anyone help me to find out test vector for double precision ....?

Thanks
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top