I'm a beginner of ASIC. Recently I have complete the RTL coding in FPGA, now I want to transplant it to ASIC. But there is no whole flow for getting golden netlist. If there has any resources for it?
btw,it's better if the resources using Genus or RTL compiler.
I'm a beginner of ASIC. Recently I have complete the RTL coding in FPGA, now I want to transplant it to ASIC. But there is no whole flow for getting golden netlist. If there has any resources for it?
btw,it's better if the resources using Genus or RTL compiler.
I know. I mean that after RTL coding in FPGA, I need to do generic synthesis and technology synthesis. Then I need to verify synthesized netlist. Actually I dont know how the practical flow is running when people do the same things as I learn now.
I know. I mean that after RTL coding in FPGA, I need to do generic synthesis and technology synthesis. Then I need to verify synthesized netlist. Actually I dont know how the practical flow is running when people do the same things as I learn now.
I still don't understand what you are asking. It seems you are generically asking what an ASIC flow looks like. If that is what you are asking, it goes logic synthesis -> placement -> CTS -> routing -> sign-off. Lots of optimisations and checks along the way, of course.
As to verifying the synthesised netlist, we don't do that anymore. We do thorough verification of the RTL, and some simple simulation of the netlist after. Mostly for connectivity checks, no actual design features are verified.