Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

need help with filter (VHDL)

Status
Not open for further replies.

Hui2

Newbie level 1
Newbie level 1
Joined
Jan 28, 2015
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
6
Hello guys,

I am facing hard time with filter as shown below. Would you anyone help me with the vcdl code for this?

11.png

it should start with

entity FIR is
generic( size : positive :=16; taps : positive := 4 );
port( clk,resetn : in std_logic;
in1 : in std_logic_vector(size-1 downto 0);
out1 : out std_logic_vector(2*size-1 downto 0) );
end FIR;

Thank you a lot,
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top