Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

need help regarding MOSFET.

Status
Not open for further replies.

niks

Full Member level 3
Joined
Mar 18, 2002
Messages
189
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,296
Activity points
1,385
regardingmosfet

Hi
Im using BSP88. Vds = 2.4,Vgs=2.4.When there is low to high transition at the GATE, im getting sudden shoot of 1.5 V at source side. It'll be there for 10uS then it settles down. Why its behaving like this? And whats the solution?


O Vcc = 2.4
|
<
> 470K
<
|
|
---
--|<- BSP88
--- |
|
|
<
> 6.8K
<
|
|
----
\\\\


Regards
~niks~
 

sutapanaki

Advanced Member level 4
Joined
Nov 2, 2001
Messages
1,077
Helped
428
Reputation
854
Reaction score
376
Trophy points
1,363
Location
US
Activity points
9,112
Can you clarify a bit. It is not very obvious from your drawing how the gate is connected. Is it driven separately or it is connected to the drain - you say both drain and gate are at 2.4v? Do you also mean that Vcc can simply have a value somewhere in the range you specified or it is also changing - like a signal?
 

flatulent

Advanced Member level 5
Joined
Jul 19, 2002
Messages
4,629
Helped
489
Reputation
980
Reaction score
150
Trophy points
1,343
Location
Middle Earth
Activity points
46,689
gate-source capacitance

This looks like the gate-soruce capacitance is putting part of the gate drive on the source. Try slowing down the gate drive rise and fall times to see if it goes away.
 

niks

Full Member level 3
Joined
Mar 18, 2002
Messages
189
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,296
Activity points
1,385
Actually the input will be at 2.4 V when Gate will be enabled.
 

aaaaa

Junior Member level 1
Joined
Dec 3, 2002
Messages
15
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
32
It is the current that flows into the gate to charge the G-S capacitor. The current flows into the G, than capacitivly coupled to S, through your S resistor and back. You can calculate required Q from GS capacity of your MOSFET and voltage (2,4V in your case).
 

superluminal

Member level 4
Joined
Jan 31, 2002
Messages
79
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Location
Inside a quantum well
Activity points
806
can you draw it with any schematic program ? & please tell us if these values are from simulation or from your testbench
 

jodokus

Member level 3
Joined
Feb 12, 2002
Messages
60
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
471
I agree with the others that this must be caused by the g-s capacitance. Try lowering your resistance values or add a resistor in series with the gate to minimize this phenomenon. I don't know the rest of your schematic but maybe you are better off with a bipolar transistor here.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top