Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Need explanation of Register Duplication

Status
Not open for further replies.
Register Duplication

If your design has a flip-flop with high fanout, the fanout-induced delay may cause trouble meeting your timing constraints. The synthesis software may detect this condition and automatically duplicate the flop so that each one drives fewer loads, and therefore has lower delays.
 

    K

    kumar_eee

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top