Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Mvt libraries and resizing

Status
Not open for further replies.

limitless_21

Member level 2
Joined
May 17, 2012
Messages
52
Helped
1
Reputation
2
Reaction score
2
Trophy points
1,288
Activity points
1,668
Hi,

How can timing optimization be possible by using MVT libraries and Resizing of the cells ? and what are other timing optimization techniques being used during synthesis process. Please elaborate ?

Thanks
Limitless_21
 

What are MVT libraries? Other optimization techniques include using a higher effort, cell sizing and using LVT cells.
 

MVT libraries contains different set of VT library cells. which will have same feature size, and gate thick ness is varied mainly for leakage power optimization.
synthesis techniques :
generic optimization : logic optimization, boundary optimization, restructuring.
mapped: selecting best candidate cells in the libs. and cell sizing for meeting timing.
incrimapped: timing optimzation
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top