Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Multiple transistor instances in parallel in Mentor Pyxis

Status
Not open for further replies.

rafauy

Newbie
Joined
Sep 15, 2017
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
48
Hi,

I am trying to do something that I thought it would be possible in Pyxis (schematic capture), but I cant find it in the reference manual. I have a bus BUS_123(63:0) of 64 bits and I want to create 64 equal transistors in which each gate is connected to one of the bits of the bus. Naming the instance PMOS_XXX(63:0) seems to work but I cannot make the connection from each bit to each gate. Does anybody know if this is possible (and how 😝)?

Thank you!
R.
 

I'm unfamiliar with that tool but others, you'd place the transistor
as PMOS_XXX(63:0) (iterated instance) and simply attach the bus
(named net, BUS_123(63:0) to "the" gate pin (which is also iterated).

Now breaking apart the other signals of the iterated instance (like,
say, if each of the drains had a different destination) you'd have
to attach a 64-wide bus, and then "rip" it (either a bus-ripper
symbol, or perhaps the tool allows you to take a single or sub-
bundle of wires out by attaching a plain wire (not bus) with (say)
BUS_123(59) label, or (say) a bus-wire with BUS_123(15:0) for a
bundle. The netlister ought to keep track of that "bookkeeping".
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top