multiple clock domains and synthesis of rtl

sun_ray · Dec 22, 2015

While doing synthesis if there are multiple clock domains we can either use set_clock_group or set false paths for all the paths among the multiple clock domains. What the advantages and disadvantages between these two ways of either using set_clock_group or setting false paths among clock domains.

morris_mano · Dec 22, 2015

set_clock_groups doesn't necessarily false paths between different clock domains. You have to provide switch "-asynchronous" to false path with other domain. I find set_clock_groups -asynchronous easier to specify than setting false path as you have to specify false path between different pair of clock domains if you have more than 2 domains whereas in set_clock_groups it automatically false path between all other domains

sun_ray · Dec 30, 2015

Can you please specify the complete command. Is it as below for a clock named clk1

set_clock_groups -asynchronous clk1

multiple clock domains and synthesis of rtl

sun_ray

Advanced Member level 3

morris_mano

Full Member level 2

sun_ray

Advanced Member level 3

Similar threads

multiple clock domains and synthesis of rtl

sun_ray

Advanced Member level 3

morris_mano

Full Member level 2

sun_ray

Advanced Member level 3

Similar threads

Privacy & Transparency

Privacy & Transparency