A multicycle path is a path that is not required to be stable within a 1 clock cycle period. It allows for relaxation of the timing constraints for things like logic that is enabled every other clock cycle. It is done on a path where the source and destination clocks are the same clock.
A multicycle path is not used to constrain asynchronous clock domains, which is what you seem to be doing.