kil
Member level 5
xilinx multicycle
Hi All,
How to identify the Multi cycle path and the False path in the design. do we need to identify after the Synthesis stage or the XILINX (fpga tool) tool it self will recognize and through as warning or error.
At what stage in the FPGA flow this multicycle path and False path are identified. How to fix this Multi cycle path and false path in the Xilinx fpga flow
regards
kil
Hi All,
How to identify the Multi cycle path and the False path in the design. do we need to identify after the Synthesis stage or the XILINX (fpga tool) tool it self will recognize and through as warning or error.
At what stage in the FPGA flow this multicycle path and False path are identified. How to fix this Multi cycle path and false path in the Xilinx fpga flow
regards
kil