Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Can anybody help me to understand this structre?
I know how does it work by 1 bit input and 1 bit output
But in this structure ,16 inputs, 6 outputs, and 10 bits loop back, how does it work?
There maybe some alogrithms for exatrcting 6bits from the bit streaming. So I guess it's like the gate circuits of digital circuits. It's operation by CLK signal or the rise or fall edge. Could you give the datarate of the 16bits and the 6 bits and 10 bits? If you understand the datarate, you should have no problem.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.