At Speed test uses two high speed functional clock pulse to test the delay of the combinational lgoic between registers. However, some combinational logic will take more than one cylce to propagate. So the two clock pulses are not enough for these logic.
usually, we will set false paht of these paths. Another way is to use pipelineing to make the multi-cycles work as one cycle path.
thanks!
If the coverage of the transition faults if high enough, does that mean we need not go for path delay test? or is it that path delay selection depends on the number of clock domains or IDDQ results or frequency of the design ?