[moved] Value of lateral electric field(E0) in UMC 65 technology

Status
Not open for further replies.
A

abhishek260

Newbie level 2
Joined
Nov 1, 2019
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
19
I am working on UMC 65 technology. My area of research is the reliability of circuits. In order to find out the degraded value of threshold voltage from a model equation, I need the value of the lateral electric field(E0) in UMC 65 nm technology. kindly suggest me.
 

If you're talking the true lateral electric field, that's just Vds/Leff.
But at the drain, the gate-drain field is also an element of hot
carrier generation / steering / degradation (canonical worst case
HCE experiment bias is Vds=Vddmax, Vgs=Vddmax/2). The field
that drives all of that is the vector sum, pulling hot carriers into
the spacer oxide and gate ox.

Now determining just what Leff is, can be tricky (not helped by
an industry behavior of calling technologies by non-physical "L"
for marketing purposes).
 

Lateral electric field in a MOSFET is not constant, it has a sharp peak near the drain.
But I doubt that such a deep microscopic characteristic, even if known, would be used in an empirical reliability/degradation model.
The foundries normally provide degradation models, that are (or supposed to be) extracted form the reliability measurements.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…