Non AMP

[MOVED] mod 60 counter with start,stop,reset function..

Thread starter chanhuang
Start date Nov 8, 2013

Status: Not open for further replies.

Nov 8, 2013

#1

C

chanhuang

Newbie level 1

i nid to do a mod 60 counter with Ic= 74LS93N or other logic gates if nessecery~~
thx alll!!!!

Nov 8, 2013

#2

barry

Advanced Member level 7

Nice. Have fun. Let us know how it all works out for you after you put some effort into it.

Status: Not open for further replies.

Similar threads

G
VHDL abs() function speed
- Started by gahelton
- Nov 17, 2023
- Replies: 4
PLD, SPLD, GAL, CPLD, FPGA Design
Y
gating reset signal
- Started by YuanJin
- Jan 30, 2023
- Replies: 5
PLD, SPLD, GAL, CPLD, FPGA Design
W
[SOLVED] Why is a reset with asynchronous assert safe?
- Started by weetabixharry
- Aug 13, 2022
- Replies: 14
PLD, SPLD, GAL, CPLD, FPGA Design
Z
How to use the System Clock on Digilent Arty A7-100T in a way as easy as System Reset?
- Started by zzzhhh
- Jun 26, 2023
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
S
synplify issue with xci import
- Started by skyworld_cy
- Feb 7, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design