gnvelkumar
Newbie level 4
- Joined
- May 4, 2013
- Messages
- 6
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 1,281
- Location
- Bangalore,Chennai
- Activity points
- 1,321
I am Velkumar, completed M.E VLSI Design in RMK Engineering College, Chennai. and secured First mark in M.E with aggregate of 8.8 CGPA. I have worked in DRDO as a trainee for SATA IP Core Development using Verilog HDL.
I have hands on experience in EDA tools such as Cadence- Virtuoso, RTL Compiler, SOC Encounter, MenterGraphics- Eldo SPICE, IC Station, Leonardospectrum, Synopsys-Tetramax, Design Vision, HSPICE.
I have worked on 180nm , 65nm technologies of TSMC, UCM foundries. It would be really helpful if you can refer me for any openings in your company
I have hands on experience in EDA tools such as Cadence- Virtuoso, RTL Compiler, SOC Encounter, MenterGraphics- Eldo SPICE, IC Station, Leonardospectrum, Synopsys-Tetramax, Design Vision, HSPICE.
I have worked on 180nm , 65nm technologies of TSMC, UCM foundries. It would be really helpful if you can refer me for any openings in your company
