[SOLVED] [moved] 3t dram circuit -problem with understanding OUT signal

Status
Not open for further replies.

8051HELP

Member level 1
Joined
Nov 27, 2015
Messages
32
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
251
Hi.

My question is:

Why High value of signal OUT drop down when signal for read information is logical "1".
The signal OUT drop for about 0.7 V. That is case when is treshold voltage lower (bulk and sours is connected together -mosfet with line of information and write line)-that we need to get higher value of OUT (logical 1).

When I use normal shematic without connecting bulk and sours , OUT signal is not sensitive when is read signal is active.
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…