Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

MOSFET Behaviour

Status
Not open for further replies.

TXRX

Full Member level 2
Joined
Mar 7, 2012
Messages
143
Helped
2
Reputation
4
Reaction score
5
Trophy points
1,298
Activity points
2,252
Hi,

I Attached schema with 3 MOSFETs that prevent from capacitors C34, C35 to charge at 3 different time interval.

Do you think that MOSFETs can be damaged from from differnet timing of satuartion for each MOSFET ?

I put a Diodes that protect from situation that the capacitors charge for voltage and the MOSFET will discharge the capacitors and will develop a peak of current at MOSFET.

Thanks,

Doron
 

Attachments

  • MOSFET.jpg
    MOSFET.jpg
    65.8 KB · Views: 88

How do the three MOSFETS produce three different timing intervals?

Rds will be so small compared to the 1K series resistance that that any combination of them turning on will have the same effect. If you are driving PWM you only need one MOSFET.

Brian.
 

Transistor power dissipation in maximal power point is 182 mW, below Pmax spec. No risk of overload.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top