Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

modifying a 1 byte fifo output to 15 bytes in verilog ??

Status
Not open for further replies.

theHermes

Newbie level 6
Joined
Mar 13, 2011
Messages
13
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,434
Hi,
I have designed a program for getting the output of a 8-bit fifo while taking the value fifo depth as 15 .Inorder to transmit my data, I need to wait for 15 bytes of information. Can u guide me as to how I should write a code for collecting 15 1 bytes of data till I get 15 bytes.
Secondly, I have another query. I need to get the 15 bytes of data in one clock cycle.(till now, I am getting 1-byte in one clock cycle.)

Thirdly. how do I convert the ouput of the 15 bytes fifo into a serial output?Do I have t use PISO shift register ? Is it possible to guide the logic?

Thanks for ur time.
 
Last edited:

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top