Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

MODELSIM gate level simulation problem

Status
Not open for further replies.

itmr

Member level 3
Joined
Nov 5, 2010
Messages
55
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,750
hi i am trying to simulate my design post synthesis with modelsim
i generate the netgen folder after " generate post synthesis simulation model " and " generate place & route post simulation model"
i suppose to get delay file - SDF AM I RIGHT?
now when i open new project in modelsim and add those files i cant run it from some how... any ideas or tutorial
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top