Modeling the transmission line during simulation

Status
Not open for further replies.

azerty.t

Newbie level 3
Joined
Mar 5, 2008
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,306
Hello,
can someone help me how should I model the transmission line of an LVDS driver under cadence environnement. There is an instance called ( tline ) in ( analogLib) but I don think it s the appropriate one and I don t know what should I put as parameter with this tline . My Lvds will link an ASIC to an FPGA with a distance of about 20cm.

Regards.
 

Status
Not open for further replies.

Similar threads

Cookies are required to use this site. You must accept them to continue using the site. Learn more…