Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

MIG, DDR2 controller, output data

Status
Not open for further replies.

hastidot

Junior Member level 3
Joined
Feb 27, 2011
Messages
26
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,611
Hi all
I am using MIG as a DDR2 controller for viretx5. I know that the FPGA's RAM's function has some problems in some memory addresss. I'm oing to detect those addresses. I'v generated the design . But after using chipscope, I found the error signal aways being asserted and there are no valid data on the rd_data_fifo_out (rd_data_valid sometimes goes high).

As the UG086 document indicates, after the licked signals activates, my design is in reset mode for 30 clock pulse.
The phy_init_done is always asserted.
I don't know what is the problem with my design that there are no valid output data. :-(
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top