Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I guess it means that somebody thought that BEOL and FEOL
was just not fine grained enough.
Since this sub-distinction means nothing to me, I'll guess that
it encompasses poly through maybe lower level MIM-cap
related layers, although these have been in the BEOL stack
traditionally.
It means whatever your professor claims it means, until after
final exam.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
