Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

metrics qualifying placement

Status
Not open for further replies.

tachyons

Newbie level 5
Joined
Apr 15, 2011
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,346
1) What are the pre requisites to start placement stage? What are the different techniques to relieve conjestion ? what metrics you look at to qualify placement before proceeding to next stage?
2) How are clock gaters and spare cells handled in placement stage?
 

Hi tachyons,

we need to have
1. Synthesized RTL netlist
2. SDC
3. Data setup and Design planning completed.
4. Hard macros placed and fixed

After floorplanning we check for issues such as
1.Cells placed in “hard placement blockage” areas
2. Metal layer inconsistencies against the library
3. R/Cs for routing layers
4. Narrow placement regions (“chimneys”)
5. Legal sites for cell placement
6. Large RC variations between metal layers

we also perform ZIC analysis that our SDC is not overconstraiing(unrealistic) the design

cheers
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top