While synthesizing an OR1200 SoC in Cadence RTL compiler, I got a worst slack of the order of -1000 ps in reg to reg path. Can I proceed to the PnR stage with this timing value so that I can fix them in PnR stage?? What are the possible methods available to fix this violations or reduce these violations in synthesis stage??
Can you please suggest some methods to minimize the worst negative slack??
Changing the effort level to high may be one method I think. Any suggestions for other methods?
Can you please brief out what is the difference between compile command and compile -ultra command in dc compiler so that I can search for an equivalent command in RTL compiler??
I can only answer it at a very top- (concept-) level.
In order to reduce the negative slack, try to reduce the combinational logic between two the two registers (flip-flops). Or adding a pipeline can also be a solution.
If your design is big, try out 'incremental compilation' to achieve timing closure for a particular partition that does not meet timing requirements, while preserving the compilation results for partitions that have met design requirements.