Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Mentor Graphic Leonardo Spectrum

Status
Not open for further replies.

AH Ling

Newbie level 5
Joined
Aug 4, 2005
Messages
10
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,429
leonardo +spectrum +gate limit

Can anyone share experience or views of Mentor Graphic Leonardo Spectrum tool compare to Synopsis Design Compiler & Design Vision when it comes to ASIC synthesis? Currently, I am engaged with ASIC projects that has only 10k-50k gates count only.
 

i can say that for FPGA synthesis Leonardo is one of the best solution,

when it come to ASIC, Design compiler is the BEST one compared to others,

leonardo is good synthesis tool but when compared to design compiler there is a big difference.
 

DC or design compiler ios one of the best tool when u compare with leonardo spectrum..

yes one of my friend previously told was exactly correct..when u r in FPGA domain u can go for synplicity or leonardo but for asic the best one is DC.

i am using leonardo

What I like about Leonardo is the large number of user variables that can be set to control the synthesis via the variable editor. So, I can synthesize a tough module with max_fanout = 4, put a note on it, and synthesize the rest of the design with max_fanout 16. I can analyse the results easily. I didn't find that in Synplicity.
 

here
**broken link removed**
 

ikru26,
fan-out is a specifiable parameter in the Synplicity tools. Check your documentation.
bkat,
what is the point of that site? It is all in chinese.
 

according to a senior application engineer from Mentor Graphic at US, Leonardo Spectrum could do ASIC synthesis similar to Synopsys. Limitation is it only supports 500K gates count. another concern is availability of foundry library...

so, any views or experiences to share about LEonardo spectrum?
 

Hi,

DC is the best, accurate, fast when u r using for ASIC synthesis, For FPGA synthesis leonardo Spectrum is best, easy and most of all if u r going for generalized comparision between FPGA then we use Leonardo, as all the fpga tools such as xilinx has its own inbuilt XST tool, Altera's Quartus has synplicity, leonardo, and other tools in built and even Actel also has this facility.
 

I'm not sure which is better: Synplicity or LeonardoSpectrum. I don't think there is an agreed on answer. Personally, I think Synplicity is better. But Mentor is good too.
 

I heard that Leonardo is going far from being an industry standard .. in other words, very little amount of companies are taping out a design that has been synthesized by leonardo .. dunno whethere this is right or wrong cuz we use DC in my company .. but I used to use Leonardo when I was still in the university ..

but what about the ceiling of 500k gate ? .. can't Leonardo synthesize for a great no. of gates !!!!!
 

omara007 said:
but what about the ceiling of 500k gate ? .. can't Leonardo synthesize for a great no. of gates !!!!!
At school there is a gate limit on LeonardoSpectrum, but I think that is due to our license type, and not some intrinsic property of the tool.
 

It is hard to simply say which one is "good"...

Usually if your design is not the extreme case it is hard to evaluate the performance of the tool simply by better...

But in the real design enviroment, you always know which one is "better" since the design flow will not be changed easily in your enviroment. You could evaluate by if it could be used seamlessly to other tools available in your design enviroment. It is impossible for you to change all other tools for a single tool... :(
 

Regarding leonardo spectrum



--------------------------------------------------------------------------------

synthesize a verilog module(interface with nos of module )
ERROR: a gnd net is driven by primitive gate(s) -- NET: GND

how this error can be removed ...

please send reoly in :
kalyan.phy(at)gmail.com

emergency please
thanks in advance :
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top