Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Measuring Read delay in an 6T conventional SRAM Cell via HSPICE

Status
Not open for further replies.

electronics20

Full Member level 1
Full Member level 1
Joined
Apr 27, 2011
Messages
99
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Visit site
Activity points
1,888
Dear Scholars
I'm gonna initiate my thesis through simulating an 6T SRAM cell and measuring its parameters such as leakage, SNM, Read delay, and etc. Unfortunately, that section dealing with read delay is obscure for me in the aspect of simulation in HSPICE. I would be most grateful if you could help me to measure read delay of SRAM.
Many thanks
 

  • Like
Reactions: mohitsh

    mohitsh

    Points: 2
    Helpful Answer Positive Rating

    Aylina

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top