Looks like a divider core is instantiated in the design.
Based on this and your previous question you should read a book on Verilog. Maybe you have a software background a felt you could pick up Verilog by looking at examples. Verilog doesn't behave like a software program as there is concurency. If you don't learn the language from a book or the LRM you'll end up learning the language after endless painful mistakes.