In std. CMOS technologies you just have vertical pnp transistors available, and the base width is the difference between n-well depth and S/D p+ implant junction depth, i.e. only process dependent, not manipulable by design.
Dedicated analog CMOS technologies also allow for lateral BJTs, but here the base width is limited by design rules, enabling higher, but still limited beta.
To do even better, you'd need your own CMOS tech., or at least the permission to intelligently circumvent the design rules ;-)