MAX II starter kit tweak to support 1.8V IO?

Similar threads

• T

  zcu111 eval kit

  • Started by tech_pro
  • Apr 7, 2023
  • Replies: 2

  PLD, SPLD, GAL, CPLD, FPGA Design
• M

  [SOLVED] Virtex II Pro doesn't work properly

  • Started by MSAKARIM
  • Nov 4, 2022
  • Replies: 10

  PLD, SPLD, GAL, CPLD, FPGA Design
• B

  Quartus II 13.1 - Web Edition pin assign window question

  • Started by barnea10
  • Dec 28, 2022
  • Replies: 1

  PLD, SPLD, GAL, CPLD, FPGA Design
• [SOLVED] IO-Pin/Pad voltage of a flash based FPGA

  • Started by dpaul
  • Oct 28, 2022
  • Replies: 6

  PLD, SPLD, GAL, CPLD, FPGA Design
• S

  Image fusion how to implementing on FPGA

  • Started by Sanila P
  • Yesterday at 4:38 AM
  • Replies: 0

  PLD, SPLD, GAL, CPLD, FPGA Design