Low power methodology used in ASIC and Custom design?

Status
Not open for further replies.

CHGK.24

Newbie level 5
Joined
Oct 3, 2012
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,322
Hi all,

Kindly any one can share the Documents or information related to "Low power methodology used in ASIC and Custom design"

Thanks in advance
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…