Looking for info about clock latency in digital circuits

Status
Not open for further replies.

anoop12

Member level 5
Joined
Nov 29, 2006
Messages
89
Helped
6
Reputation
12
Reaction score
3
Trophy points
1,288
Activity points
1,867
Hello,
I want to know about clock latency in digital circuits. Can anyone explain it?

thanks with regards
 

Re: clock latency

when clock is given to two FF one is source and other is destination.

If the clock is reaching at differnt time than period it has, then it known as latency.

If destination clock is late then it is called as negative latency.
 

clock latency

In digital circuits, clock latency is clock delay, which may be clock delay from out of the chip. or clock delay inside the chip by clock buffer insertion.
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…