Non AMP

Looking for a sample umc 90nm layout

Thread starter lokesh garg
Start date Mar 12, 2010

Status: Not open for further replies.

Mar 12, 2010

#1

L

lokesh garg

Member level 5

can anybody provide me the sample of layout made in umc 90nm technology with no drc errors..... plz help me....

Status: Not open for further replies.

Similar threads

S
Layers for blocking and exclusion metal, via, and slt in TSMC and UMC
- Started by sasan.nike
- Jun 21, 2023
- Replies: 0
ASIC Design Methodologies and Tools (Digital)
N
ESD.10g error in Cell in cadence layout
- Started by naqeeb93
- Oct 28, 2023
- Replies: 4
ASIC Design Methodologies and Tools (Digital)
[SOLVED] Custom Design post layout failed
- Started by Marsana
- May 14, 2023
- Replies: 1
ASIC Design Methodologies and Tools (Digital)
A
Post layout and routing Cadence innovus verification
- Started by Abhi.ranjan
- Apr 26, 2023
- Replies: 3
ASIC Design Methodologies and Tools (Digital)
I
Problem in Cadence layout
- Started by immajidjafari
- Mar 8, 2023
- Replies: 1
ASIC Design Methodologies and Tools (Digital)