Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I am implementing an abstract machine in hardware using VHDL. The abstract machine consists of registers which points to linked lists in RAM.So I want to know how to implement linked lists in VHDL and are they synthesizable?