Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
.tlf is Tech LEF file..
This file contains all your technology related info like metal width & spacing , Via rules & Antenna details. PD tools will read this file before doing routing & it take care of these rules while doing routing to avoid the violations.
.cdb is Layout databse of std cells.
You can use this file to view the std cell layout.
LEF- Library exchange format- Contains information about the physical view of standard cells - ports, power rails, obstructions etc. Typically this file is used by Cadence routing tools.
DEF- Design exchange format- Just another format for exchanging routed designs.
lib- timing library for synthesis and sta
db- compiled lib file- generated using library compiler
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.