Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Library compiler setup and hold time problem

Status
Not open for further replies.

red_0220

Junior Member level 1
Joined
Aug 8, 2009
Messages
17
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,431
Hi all, I plan to change data of cell library ,
I must know what are These value mean.
Please help me to confirm whether error in These Figures.

This is D-Flip Flop(DFF) data of cell library :


cell(QDFFLTX1) {
area : 17.00;
cell_footprint : "QDFF" ;
ff(IQ, IQN) {
next_state : "D";
clocked_on : "CK";
.
.
.
pin(Q) {
.
.
.
}


pin(D) {
nextstate_type : data;
direction : input ;
capacitance : 0.0007691;

timing() {
related_pin : "CK";
sdf_edges : both_edges;
timing_type : setup_rising;
rise_constraint(CONST_3x3) {
index_1("0.006000,0.217000,0.434000");
index_2("0.006000,0.108000,0.217000");
values("0.004,0.001,-0.22",\
"0.14,0.004,-0.12",\
"0.22,0.09,-0.03");
}

Is value a representative setup time between D and CK?


fall_constraint(CONST_3x3) {
index_1("0.006000,0.217000,0.434000");
index_2("0.006000,0.108000,0.217000");
values("0.5915,0.5915,0.6669",\
"0.4860,0.4860,0.5614",\
"0.3964,0.3964,0.4538");
}

Is value a representative setup time between D and CK?

}
timing() {
related_pin : "CK";
sdf_edges : both_edges;
timing_type : hold_rising;
rise_constraint(CONST_3x3) {
index_1("0.006000,0.217000,0.434000");
index_2("0.006000,0.108000,0.217000");
values("0.07376,0.07376,0.1023",\
"0.07387,0.07387,0.1024",\
"0.07616,0.07616,0.1025");
}

Is value a representative hold time between D and CK?


fall_constraint(CONST_3x3) {
index_1("0.006000,0.217000,0.434000");
index_2("0.006000,0.108000,0.217000");
values("0.09,0.09,0.12",\
"0.09,0.09,0.12",\
"0.11,0.11,0.12");
}

Is value a representative hold time between D and CK?


}
}
.
.
.



Everywhere needs revising?
 

shelby

Full Member level 2
Joined
Jan 4, 2007
Messages
124
Helped
38
Reputation
74
Reaction score
18
Trophy points
1,298
Activity points
2,045
The clock in pics 2 and 4 should be rising.

# this defines rising clk for pic 1 and 2
timing_type : setup_rising;

# this defines rising clk for pic 3 and 4
timing_type : hold_rising;
 

red_0220

Junior Member level 1
Joined
Aug 8, 2009
Messages
17
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,431
Thanks~

I intend make a circuit of mult-Vdd,
so I set up different library of Vdd to need.
 

sudheerprasad

Member level 2
Joined
Aug 25, 2009
Messages
45
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,288
Location
india
Activity points
1,676
hi,
even iam workin on the same topic as you,which library are you using for your project
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top