If your referring to an RTL to netlist compare the rtl will not have clock gates and the netlist will have. in such a case LEC does gated_clock modelling and then does the compare to ensure that both sides now are same. IN this case issues can occur if modelling executed is not correct.