Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Generally Transition fro low to high (a, c) is called leading edge and transition from high to low (b) is called trailing edge. I am not aware of any exception to this rule though.
"The terms front edge or leading edge, and back edge or trailing edge describe the related position of edges in a clock cycle. A leading edge can be a falling edge."
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.